

Quiz # 03 (1)

Course Title: Microprocessors and Assembly Language
Course ID: CSE - 4503

Total Marks: 15

Time: 25 Mins.

Student Id:

Obtained Marks:

-
- Q1.** Define the followings: (i) Signal Duty Cycle, (ii) Bus Cycle, (iii) Instruction Cycle **03**
- Q2.** Suppose, while debugging an assembly language program the values of the registers are: **06**
Flag=ABCDh, IP=0102h, CS=8000h, SP=FFFAh. Now, if INT 21h is requested, derive the memory addresses from where the new IP and CS can be retrieved; Also show the new SP value and steps involved in handling the interrupt by the 8086 microprocessor.
- Q3.** Draw the details of WRITE Bus timing diagram showing all the necessary/required signals of **06**
8086. You should consider that the write operation will be made in an output device with port address of 01111H and there is no WAIT state.
-